architecture behavior of clock_gen is

  constant clock_period : delay_length := 2 * (Tpw + Tps);

begin

  reset_driver : 
    reset <= '1', '0' after 2.5 * clock_period + Tps;

  clock_driver : process is
  begin
    phi1 <= '0';
    phi2 <= '0';
    wait for clock_period / 2;
    loop
      phi1 <= '1', '0' after Tpw;
      phi2 <= '1' after clock_period / 2,
              '0' after clock_period / 2 + Tpw;
      wait for clock_period;
    end loop;
  end process clock_driver;

end architecture behavior;

<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br />&nbsp;</div>