------------------------------
-- pfet model
------------------------------
LIBRARY std;
USE std.standard.ALL;
USE work.std_logic.ALL;

ENTITY pfet IS
  GENERIC ( gdelay      : time := 3 ps;
            MaxStrength : t_strength := 'R');
  PORT ( g        : IN    t_wlogic;
         src, drn : INOUT t_wlogic);
END pfet;

ARCHITECTURE pfet_behave OF pfet IS
COMPONENT bxfr
  GENERIC ( gdelay      : time := 3 ps;
            MaxStrength : t_strength := 'R');
  PORT ( g        : IN    t_wlogic;
         src, drn : INOUT t_wlogic);
END COMPONENT;
SIGNAL tg : t_wlogic;
BEGIN
  tg <= f_logic(f_not(f_state(g)))('R');
  i1 : bxfr
       GENERIC MAP ( gdelay, MaxStrength)
       PORT MAP (tg, src, drn);
END pfet_behave;


<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br />&nbsp;</div>