-- VHDL data flow description generated from `l4s_y`
--		date : Wed Feb 10 12:45:14 1993


-- Entity Declaration

ENTITY l4s_y IS
  GENERIC (
    CONSTANT area : NATURAL := 2268;	-- area
    CONSTANT rup : NATURAL := 3060;	-- rup
    CONSTANT rdown : NATURAL := 2089;	-- rdown
    CONSTANT cin_i0 : NATURAL := 23;	-- cin_i0
    CONSTANT cin_l0 : NATURAL := 16;	-- cin_l0
    CONSTANT cin_i1 : NATURAL := 23;	-- cin_i1
    CONSTANT cin_l1 : NATURAL := 16;	-- cin_l1
    CONSTANT cin_i2 : NATURAL := 23;	-- cin_i2
    CONSTANT cin_l2 : NATURAL := 16;	-- cin_l2
    CONSTANT cin_l3 : NATURAL := 16	-- cin_l3
  );
  PORT (
  i0 : in BIT;	-- i0
  l0 : in BIT;	-- l0
  i1 : in BIT;	-- i1
  l1 : in BIT;	-- l1
  i2 : in BIT;	-- i2
  l2 : in BIT;	-- l2
  l3 : in BIT;	-- l3
  t : out BIT;	-- t
  vdd : in BIT;	-- vdd
  vss : in BIT	-- vss
  );
END l4s_y;


-- Architecture Declaration

ARCHITECTURE behaviour_data_flow OF l4s_y IS
  SIGNAL mpx_s : REG_BIT REGISTER;	-- mpx_s

BEGIN
  ASSERT (not (((((((l0 and l1) or (l0 and l2)) or (l1 and l2)) or (l0
and l3)) or (l1 and l3)) or (l2 and l3))) = '1')
    REPORT "conflict when writing into a l4s_y"
    SEVERITY ERROR;

  ASSERT ((vdd and not (vss)) = '1')
    REPORT "power supply is missing on l4s_y"
    SEVERITY WARNING;

  label0 : BLOCK (l0 = '1')
  BEGIN
    mpx_s <= GUARDED i0;
  END BLOCK label0;
  label1 : BLOCK (l1 = '1')
  BEGIN
    mpx_s <= GUARDED i1;
  END BLOCK label1;
  label2 : BLOCK (l2 = '1')
  BEGIN
    mpx_s <= GUARDED i2;
  END BLOCK label2;
  label3 : BLOCK (l3 = '1')
  BEGIN
    mpx_s <= GUARDED '1';
  END BLOCK label3;

t <= mpx_s;
END;

<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br />&nbsp;</div>