analyze -f vhdl example.vhd
elaborate example
compile -map_effort low
change_names -rule vhdl
vhdlout_architecture_name = "SYN"
vhdlout_use_packages = {"IEEE.std_logic_1164", "IEEE.std_logic_arith.all", "IEEE.std_logic_textio.all", "lsi_10k.COMPONENTS.all"}
write -f db -hierarchy -output "example_gate.db"
write -f vhdl -hierarchy -output "example_gate.vhd"
exit
<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br /> </div>